Cypress Semiconductor Perform CY7C1372D Guida Utente Scaricare il pdf (Pagina 42)

5.5.2.1 Declaration Of ChipScope Core in VHDL

The ChipScope core is simple to use. Just connect up the signal for observation to the data ports,

the trigger signals to trigger and the clock. The number of ports and triggers is defined when you

create the debug core in the ChipScope tool. The clock is used as the sample clock for the logic

analyzer, so you must use a clock that is higher frequency than the signals you wish to observe.

Here’s a core we used in debug shown below.

Innovative Integration FrameWork Logic User Guide 42

1 2 ... 37 38 39 40 41 42 43 44 45 46 47 ... 96 97

Nessun commento

Cypress Semiconductor Perform CY7C1372D Guida Utente Pagina 42